8-MHz Low-Voltage Rail-to-Rail I/O OPERATIONAL AMPLIFIERS

FEATURES

- **Input Offset Voltage：2.5mV (MAX)**
- **Supply Current：510μA/ch**
- **Supply Range：2.2V to 5.5V**
- **Gain Bandwidth：8MHz**
- **Slew rate: 6.5V/μs**
- **Rail-to-Rail Input and Output**
- **Micro size Packages：**
  LMV721L：SC70-5 SOT23-5 SOIC-8
  LMV722L：SOIC-8 MSOP-8 TSSOP-8
  LMV724L：SOIC-14 TSSOP-14

APPLICATIONS

- **Photodiode Amplification**
- **Active Filter and Buffer**
- **Battery Powered Electronics**
- **Sensors**
- **Cellular and Cordless Phones**
- **Test Equipment**
- **Driving A/D Converters**

GENERAL DESCRIPTION

The LMV72xL families of products offer low voltage operation and rail-to-rail input and output, as well as excellent speed/power consumption ratio, providing an excellent bandwidth (8MHz), a slew rate of 6.5V/us, and a quiescent current of 510uA/amplifier at 5V. The op-amps are unity gain stable and feature an ultra-low input bias current.

The LMV72xL are designed to provide optimal performance in low-voltage systems. They provide rail-to-rail I/O, and the maximum input offset voltage are 2.5mV for the devices. Their capacitive load capability is also good at low supply voltages. The operating range is from 2.2 V to 5.5 V.

The LMV72xL families of operational amplifiers are specified at the full temperature range of -40°C to +85°C under single or dual power supplies of 2.2V to 5.5V.

TYPICAL APPLICATION



Figure 1. Typical Application

Revision History

Note: Page numbers for previous revisions may different from page numbers in the current version

VERSION	Change Date	Change Item
V2.0	2024/3/5	LMV721L/722L/724L Initial version completed.
V2.1	2024/5/15	1. Change the size of Gain-Bandwidth Product. 2. Change the size of Slew Rate.

PACKAGE/ORDER INFORMATION

MODEL	Op Temp(°C)	ORDERING NUMBER	PACKAE DESCRIPTION
LMV721L	-40°C~85°C	LMV721LAC LMV721LBC	SOT23-5
	-40°C~85°C	LMV721LACD LMV721LBCD	SC70-5
	-40°C~85°C	LMV721LAJ	SOIC-8 (SOP8)
LMV722L	-40°C~85°C	LMV722LAJ	SOIC-8 (SOP8)
	-40°C~85°C	LMV722LAG	MSOP-8
	-40°C~85°C	LMV722LCH	TSSOP-8
LMV724L	-40°C~85°C	LMV724LCJ	SOIC-14 (SOP-14)
	-40°C~85°C	LMV724LCG	TSSOP-14

Pin Configuration and Functions (Top View)

Pin Description

SC70-5 SOT23-5



LMV721LAC
LMV721LACD

SOT23-5 SC70-5



LMV721LBC
LMV721LBCD

SOIC-8



LMV721L

NAME	I/O	DESCRIPTION
+IN	I	Positive (noninverting) input
-IN	I	Negative (inverting) input
NC	-	No Connection
OUT	O	Output
V+	-	Positive (highest) power supply
V-	-	Negative (lowest) power supply

Pin Description

SOIC/MSOP/TSSOP-8



LMV722L

PIN		I/O	DESCRIPTION
NAME			
+INA	3	I	Noninverting input, channel A
+INB	5	I	Noninverting input, channel B
-INA	2	I	Inverting input, channel A
-INB	6	I	Inverting input, channel B
OUTA	1	O	Output, channel A
OUTB	7	O	Output, channel B
V-	4	-	Negative (lowest) power supply
V+	8	-	Positive (highest) power supply

Pin Description

SOIC-14/TSSOP-14



LMV724L

PIN		I/O	DESCRIPTION
NAME	Number		
+INA	3	I	Noninverting input, channel A
+INB	5	I	Noninverting input, channel B
+INC	10	I	Noninverting input, channel C
+IND	12	I	Noninverting input, channel D
-INA	2	I	Inverting input, channel A
-INB	6	I	Inverting input, channel B
-INC	9	I	Inverting input, channel C
-IND	13	I	Inverting input, channel D
OUTA	1	O	Output, channel A
OUTB	7	O	Output, channel B
OUTC	8	O	Output, channel C
OUTD	14	O	Output, channel D
V-	4	-	Negative (lowest) power supply
V+	11	-	Positive (highest) power supply

SPECIFICATIONS

Absolute Maximum Ratings(1)

		MIN	MAX	UNIT
Voltage	Supply Voltage		6	V
	Signal Input Terminals Voltage(2)	(V-) - 0.5	(V+) + 0.5	V
	Signal Input Terminals Voltage(3)	(V-) - 0.5	(V+) + 0.5	V
Current	Signal Input Terminals Current(2)	-10	10	mA
	Signal output Terminals Current(3)	-200	200	mA
	Output Short-Circuit(4)	Continuous		
θ_{JA}	Operating Temperature Range	-40	85	°C
	Storage Temperature Range	-65	150	°C
	Junction Temperature	-40	150	°C

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

(2) Input terminals are diode clamped to the power-supply rails. Input signals that can swing more than 0.5V beyond the supply rails should be current limited to 10mA or less.

(3) Output terminals are diode-clamped to the power-supply rails. Output signals that can swing more than 0.5V beyond the supply rails should be current-limited to ±200mA or less.

(4) Short-circuit to ground, one amplifier per package.

ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-Body Model (HBM)	±2000	V
		Charged-Device Model (CDM)	±500	V
		Machine Model	100	V

Recommended Operating Conditions

		MIN	MAX	UNIT
Supply voltage， Vs= (V+) - (V-）	Single-supply	2.2	5.5	V
	Dual-supply	±1.1	±2.75	V

ELECTRICAL CHARACTERISTICS (V_S = +5V)

At T_A = 25°C, V_{IN}=V_{OUT}= V_S /2, unless otherwise noted.

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET VOLTAGE						
V_{OS}	Input Offset Voltage		-2.5	0.8	2.5	mV
dV_{OS}/dT	Input Offset Voltage Average Drift	T_A = -40°C to 85°C		0.6		µV/°C
INPUT CURRENT						
I_B	Input Bias Current			10		pA
I_{OS}	Input Offset Current			5		pA
NOISE						
V_N	Input Voltage Noise	f=0.1Hz to 10Hz		4		μV_{PP}
e_n	Input Voltage Noise PSD	f=1kHz		8		nV/√Hz
INPUT VOLTAGE						
V_{CM}	Common-Mode Voltage Range		V_{S-}		V_{S+}+0.1	V
CMRR	Common-Mode Rejection Ratio	V_{CM}=0.1V to 4V	85	95		dB
FREQUENCY RESPONSE						
GBW	Gain-Bandwidth Product			8		MHz
SR	Slew Rate	G = +1, V_{IN}=2V Step		6		V/µs
t_S	Settling Time	G = +1, V_{IN}=2V Step		0.6		µs
OUTPUT						
A_V	Open-Loop Voltage Gain	V_{OUT}=0.5V to 4.8V	95	105		dB
V_{OH}	High output voltage swing	R_L=10kΩ			5	mV
V_{OL}	Low output voltage swing	R_L=10kΩ			5	mV
I_{SC}	Output Short-Circuit Current	Source Current		26		mA
		Sink Current		50		mA
C_L(1)	Capacitive Load Drive	G = +1, V_{IN}=0.2V Step			1000	pF

POWER SUPPLY						
PSRR	Power-Supply Rejection Ratio	V_S=2.5V to 5.5V	90	100		dB
V_S	Operating Voltage Range	I_O=0A	2.2		5.5	V
I_Q	Quiescent Current/Amplifier	I_O=0A		510	600	μA

(1) Capacitive load drive means that above a given maximum value, the output waveform will oscillate under the step response.

TYPICAL CHARACTERISTICS

At T_A = 25°C, V_S = ±2.5V, G=+1, V_{IN}=V_{OUT}= V_S /2, unless otherwise noted.



Figure 2. Offset Voltage Production Distribution



Figure 3. 0.1Hz to 10Hz Noise



Figure 4. Quiescent Current vs Supply Voltage



Figure 5. Input Voltage Noise Spectral Density



Figure 6. Small-Signal Step Response



Figure 7. Large-Signal Step Response

Detailed Description

Overview

The LMV72xL devices are a high-bandwidth, unity-gain stable, rail-to-rail operational amplifier available in single and dual-channel versions that operate in a single-supply voltage range of 2.2V to 5.5V(±1.1V to ±2.75V). A high supply voltage of 6V(absolute maximum) can permanently damage the amplifier. Rail-to-rail input and output wobbles significantly increase the dynamic range, especially in low-supply applications. Good layout practices require that a 0.1uF capacitor be used where it is tightly threaded through the power supply pin.

Phase Reversal Protection

The LMV72xL devices have internal phase-reversal protection. Many op amps exhibit phase reversal when the input is driven beyond the linear common-mode range. This condition is most often encountered in noninverting circuits when the input is driven beyond the specified common-mode voltage range, causing the output to reverse into the opposite rail. The input of the LMV72xL prevents phase reversal with excessive commonmode voltage. Instead, the appropriate rail limits the output voltage.

Typical Applications

1 Voltage Follower

As shown in Figure 8, the voltage gain is 1. With this circuit, the output voltage V_{OUT} is configured to be equal to the input voltage V_{IN}. Due to the high input impedance and low output impedance, the circuit can also stabilize the output voltage, the output voltage expression is

$$V_{OUT}=V_{IN} \quad (1)$$



Figure 8. Voltage Follower

2 Inverting Proportional Amplifier

As shown in Figure 9, for a reverse-phase proportional amplifier, the input voltage V_{IN} is amplified by a voltage gain that depends on the ratio of R1 to R2. The output voltage V_{OUT} is inversely with the input voltage V_{IN}. The input impedance of the circuit is equal to R1, and the output voltage expression is

$$V_{OUT}=-\frac{R2}{R1}V_{IN} \quad (2)$$



Figure 9. Inverting Proportional Amplifier

3 Noninverting Proportional Amplifier

As shown in Figure 10, for a noninverting amplifier, the input voltage V_{IN} is amplified by a voltage gain that depends on the ratio of R1 to R2. The output voltage V_{OUT} is in phase with the input voltage V_{IN}. In fact, this circuit has a high input impedance because its input side is the same as the input side of the operational amplifier. The output voltage expression is

$$V_{OUT}=(1+\frac{R2}{R1})V_{IN} \quad (3)$$



Figure 10. Noninverting Proportional Amplifier

Layout Guidelines

Attention to good layout practices is always recommended. Keep traces short. When possible, use a PCB ground plane with surface-mount components placed as close to the device pins as possible. Place a 0.1uF capacitor closely across the supply pins.

These guidelines should be applied throughout the analog circuit to improve performance and provide benefits such as reducing the EMI susceptibility.

PACKAGE DESCRIPTION

SOT23-5



(Unit: mm)

Symbol	Min	Max
A	1.05	1.25
A1	0	0.1
A2	1.05	1.15
b	0.3	0.5
c	0.1	0.2
D	2.82	3.02
e	0.95(BSC)	
e1	1.9(BSC)	
E	1.5	1.7
E1	2.65	2.95
L	0.3	0.6
θ	0°	8°

SC70-5



(Unit: mm)

Symbol	Min	Max
A	0.8	1.1
A1	0	0.1
b	0.15	0.3
c	0.15	
D	1.85	2.15
e	0.65 (BSC)	
e1	1.3 (BSC)	
E	1.1	1.4
E1	1.8	2.4
L	0.26	0.46
θ	0°	8°

SOP-8



(Unit: mm)

Symbol	Min	Max
A	1.300	1.600
A1	0.050	0.200
A2	0.550	0.650
A3	0.550	0.650
b	0.356	0.456
c	0.203	0.233
D	4.800	5.000
e	1.270(BSC)	
E	3.800	4.000
E1	5.800	6.200
L	0.400	0.800
θ	0°	8°

MSOP-8



(Unit: mm)

Symbol	Min	Max
A		1.100
A1	0.050	0.150
A2		0.950
b	0.250	0.380
c	0.250	
D	2.900	3.100
e	0.650(BSC)	
E	2.900	3.100
E1	4.750	5.050
h	0.130	0.230
L	0.400	0.700
θ	0°	8°

TSSOP-8



(Unit：mm)

Symbol	Min	Max
A		1.100
A1	0.050	0.150
A2	0.800	1.000
b	0.190	0.300
c	0.090	0.200
D	2.900	3.100
e	0.650(BSC)	
E	4.300	4.500
E1	6.250	6.550
H	0.250	
L	0.500	0.700
θ	1°	7°

SOIC-14(SOP-14)



(Unit：mm)

Symbol	Min	Max
A	1.350	1.750
A1	0.100	0.250
A2	1.350	1.550
b	0.310	0.510
c	0.100	0.250
D	8.450	8.850
e	1.270(BSC)	
E1	5.800	6.200
E	3.800	4.000
L	0.400	1.270
θ	0°	8°

TSSOP-14



(Unit：mm)

Symbol	Min	Max
A		1.200
A1	0.050	0.150
A2	0.800	1.050
b	0.190	0.300
c	0.090	0.200
D	4.860	5.100
e	0.650(BSC)	
E	4.300	4.500
E1	6.250	6.550
L	0.500	0.700
	0.250(TYP)	
θ	1°	7°